

REMARKS

The Office Action of 08/15/2007 has been carefully considered. Reconsideration in view of the foregoing amendments and the present remarks is respectfully requested.

Claims 1-10 and 12 were rejected as being anticipated by Tsai. Claim 11 was rejected as being unpatentable over Tsai in view of supposedly well-known prior art. Claim 1 has been amended. Claim 9 has been canceled. New claim 13 has been added. Reconsideration is respectfully requested.

As made clear in claims 1 and 13, in the present invention, an interface circuit intercepts access of the processor to the non-volatile memory for writing data to the non-volatile memory, causing at least part of said data to be written to said non-volatile memory to be transferred instead to a volatile memory. When the data has been written into volatile memory, a wait signal is sent to the processor. The data is transferred from volatile memory to non-volatile memory. Then the wait signal is removed. At least the feature of an interface circuit intercepting access of the processor to the non-volatile memory for writing data to the non-volatile memory, causing at least part of said data to be written to said non-volatile memory to be transferred instead to a volatile memory, is not believed to be taught or suggested by Tsai.

Rather, in Tsai, it is the processor that controls the interface to the non-volatile memory. In particular, the processor receives an external reprogram command and switches to executing instructions from a load block to receive reprogramming data for one block, store it in a register set, set up a transfer operation, and put itself to sleep, to be woken up a predetermined time later. An interface circuit does not intercept access of the processor to the non-volatile memory for writing data to the non-volatile memory, causing at least part of said data to be written to said non-volatile memory to be

transferred instead to a volatile memory. The processor does not attempt any such write of data to the non-volatile memory but rather disconnects itself from the bus prior to any such write. Accordingly, it may be seen that Tsai fails to anticipate the present invention.

Withdrawal of the rejections and allowance of claims 1-12 is respectfully requested.

Respectfully submitted,



Michael J. Ure, Reg. 33,089

Dated: 10/01/2007